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Abstract: A hardware simulator facilitates the test and validation cycles by replicating channel artifacts in a controllable 
and repeatable laboratory environment. This paper presents an overview of the digital block architectures of Multiple-Input 
Multiple-Output (MIMO) hardware simulators. First, the simple frequency architecture is presented and analyzed. Then, an 
improved frequency architecture, which works for streaming mode input signals, is considered. After, the time domain 
architecture is described and analyzed. The architectures of the digital block are presented and designed on a Xilinx Virtex-IV 
Field Programmable Gate Array (FPGA). Their accuracy, occupation on the FPGA and latencies are analyzed using Wireless 
Local Area Networks (WLAN) 802.11ac and Long Term Evolution System (LTE) signals. The frequency and the time 
approaches are compared and discussed, for indoor (using TGn channel models) and outdoor (using 3GPP-LTE channel 
models) environments. It is shown that the time domain architecture present the best solution for the design of the architecture 
of the hardware simulator digital block. Finally, a 2×2 MIMO time domain architecture is described and simulated with input 
signal that respects the bandwidth of the considered standards. 
Keywords: Hardware simulator; MIMO radio channel; FPGA; 802.11ac; LTE. 
 
1. Introduction 
The need to improve the performance of wireless net-
works has led to an increased interest in MIMO communi-
cation techniques which offer high data bit rates for wire-
less systems. The current communication standards show a 
clear trend in industry to support MIMO functionality. 
Several studies published recently present systems that 
reach a MIMO order of 8×8 and higher [1]. This is made 
possible by advances at all levels of the communication 
platform as, for example, the monolithic integration of 
antennas [2] and the design of the simulator platforms [3]. 
To evaluate the performance of the recent communica-
tion systems, a channel hardware simulator is considered 
using the recent communication standards based on MIMO 
techniques. It provides the processing speed required to the 
evaluation of performance in real-time and allows compar-
ing various systems in the same test conditions. These sim-
ulators are standalone units that provide the fading signals 
in the form of analog or digital samples [4, 5]. 
With the continuous increase of FPGA capacity, entire 
baseband systems can be efficiently mapped onto faster 
FPGAs for more efficient prototyping, testing and verifica-
tion. As shown in [6], the FPGAs provide the greatest flex-
ibility in algorithm design and visibility of resource utiliza-
tion. Also, they are ideal for rapid prototyping and research 
use such as testbed [7]. 
The simulator is reconfigurable with standards band-
width not exceeding 100 MHz, which is the maximum for 
FPGA Virtex-IV. However, in order to exceed 100 MHz 
bandwidth, more performing FPGA as Virtex-VI can be 
used [3]. The simulator is configured with LTE and WLAN 
802.11ac standards. The channel models used by the simu-
lator can be obtained from standard channel models, as the 
TGn 802.11n channel models [8] and 3GPP-LTE channel 
models [9], or from real measurements conducted with the 
MIMO channel sounder designed and realized at IETR 
[10-12]. 
At IETR, several architectures of the digital block of a 
hardware simulator have been studied, in both time and 
frequency domains [12, 13]. Moreover, [14] presents a new 
method based on determining the parameters of a channel 
simulator by fitting the space time-frequency 
cross-correlation matrix of the simulation model to the 
estimated matrix of a real-world channel. This solution 
shows that the error obtained can be important. 
Typically, wireless channels are commonly simulated 
using Finite Impulse Response (FIR) ﬁlters, as in [13, 15, 
16, 17]. Moreover, the Fast Fourier Transform (FFT) mod-
ule can be used to obtain an algebraic product. Thus, fre-
quency architectures are presented, as in [13, 15]. 
The contributions and the structure of this paper are or-
ganized as follows. 
Section 2 presents the channel models and the Kronecker 
2 Bachir Habib et al.: Overview on MIMO hardware simulators: 
Time domain versus frequency domain architectures 
method used to obtain time-varing channel.  
In Section 3, the simple frequency architecture is studied. 
Then, it is implemented on an FPGA Virtex-IV from Xilinx. 
The occupation on the FPGA of the architecture, the accu-
racy of the output signals and its latency are given. The 
second part of this section presents an improved frequency 
architecture that accepts long input signals [18]. In fact, the 
simple frequency architecture limits the input signals to the 
size of the FFT/IFFT blocks. Moreover, if the signal is 
larger than the size of the FFT/IFFT blocks, tests will show 
that if we split the input signals to parts equal to the size of 
the FFT/IFFT blocks, it will present an error at the output. 
Therefore, in this section the improved frequency architec-
ture is analyzed, tested and verified.  
Section 4 presents a description of the time domain ar-
chitecture. Then, it is implemented on an FPGA Virtex-IV. 
The occupation on the FPGA of the architecture, the accu-
racy of the output signals and its latency are given.  
In Section 5, after comparing the improved frequency 
domain architecture and the time domain architecture, we 
have chosen the time domain architecture which has a bet-
ter occupation on the FPGA, better latency and better pre-
cision.  
For now, the comparison of the previous architectures 
was made using a SISO channel and long input signals to 
show their validation in the worst conditions. However, 
after choosing the best architecture, more realistic condi-
tions have to be considered. Therefore, in Section 6, tests 
are made with input signal that respects the bandwidth 
chosen between [Δ, B + Δ] and by considering 2×2 MIMO 
architecture. In fact, the channel impulse responses can be 
presented in baseband with its complex values, or as real 
signals with limited bandwidth B between fc – B/2 and fc + 
B/2, where fc is the carrier frequency. In this paper, to elim-
inate the complex multiplication and the fc, the hardware 
simulation operates between Δ and B + Δ, where Δ depends 
on the band-pass filters (RF and IF). The value Δ is intro-
duced to prevent spectrum aliasing. In addition, the use of a 
real impulse response allows the reduction by 50% of the 
size of the FIR filters and by 4 the number of multipliers. 
Thus, within the same FPGA, larger MIMO channels can 
be simulated. 
Lastly, Section 7 gives concluding remarks and pro-
spects. 
2. Channel Model 
A MIMO propagation channel is composed of several 
time variant correlated SISO channels. For MIMO 2×2 
channel, the received signals yj(t,τ) can be calculated using a 
convolution : 
(1) 
The associated spectrum is calculated by the Fourier 
transform (using FFT modules): 
(2) 
The development of the digital block of a channel hard-
ware simulator requires a good knowledge of the propaga-
tion channel. The different models of channels presented in 
literature used to apprehend as faithfully as possible the 
behavior of the channel. 
Two channel models are considered to cover indoor and 
outdoor environments: the TGn channel models (indoor) and 
the 3GPP-LTE channel models (outdoor). Moreover, using 
the channel sounder realized at IETR, measured impulse 
responses are obtained for specific environments: shipboard, 
outdoor-to-indoor. 
2.1. TGn Channel Models 
TGn channel models [8] have a set of 6 profiles, labeled A 
to F, which cover all the scenarios. Each model has a number 
of clusters. For example, model E has four clusters. Each 
cluster corresponds to specific tap delays, which overlaps 
each other in certain cases. Reference [8] summaries the 
relative power of the impulse responses for TGn channel 
model E by taking the Line-Of-Sight (LOS) impulse re-
sponse as reference. According to the standard and the 
bandwidth, the sampling frequency is fs = 165 MHz and the 
sampling period is Ts = 1/fs.  
2.2. 3GPP-LTE Channel Models 
3GPP-LTE channel models are used for mobile wireless 
applications. A set of 3 channel models is used to simulate 
the multipath fading propagation conditions. A detailed 
description is presented in [9]. For LTE signals, fs = 50 MHz. 
2.3. Time-Varying Channels 
In this section, we present the method used to obtain a 
model of a time variant channel, using Rayleigh fading [19] 
and based on Kronecker model [20].  
The Doppler frequency fd is equal to: 
(3) 
where c is the celerity and v is the environmental speed. We 
have chosen a refresh frequency fref > 2.fd to respect the 
Nyquist-Shannon sampling theorem. 
For an indoor environment (TGn model E for example), 
at fc = 5 GHz and v = 4 km/h, fd = 18.51 Hz. Thus, we have 
chosen a refresh frequency fref = 40 Hz. For an outdoor 
environment (3GPP-LTE model EVA for example), at fc = 
1.8 GHz and v = 80 km/h, fd = 133.27 Hz. Thus, we have 
chosen a refresh frequency fref = 300 Hz. 
The MIMO channel matrix H can be characterized by 
two parameters: 
1) The relative power Pc of constant channel compo-
nents which corresponds to the LOS. 
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2) The relative power Ps of the channel scattering 
components which corresponds to the 
Non-Line-Of-Sight (NLOS). 
The ratio Pc/Ps is called Ricean K-factor. 
Assuming that all the elements of the MIMO channel 
matrix H are Rice distributed, it can be expressed for each 
tap by: 
(4)      
where HF and HV are the constant and the scattered channel 
matrices respectively.  
The total relative received power P = Pc + Ps. Therefore: 
(5)           
(6)          
If we combine (5) and (6) in (4) we obtain: 
(7)      
To obtain a Rayleigh fading channel, K is equal to zero, 
so H can be written as: 
(8)             
P is derived from [8] or [9] for each tap of the considered 
impulse response. For 2 transmit and 2 receive antennas: 
(9)       
where Xij (i-th receiving and j-th transmitting antenna) are 
correlated zero-mean, unit variance, complex Gaussian 
random variables as coefficients of the variable NLOS 
(Rayleigh) matrix HV. 
To obtain correlated Xij elements, a product-based model 
is used [20]. This model assumes that the correlation coef-
ficients are independently derived at each end of the link: 
(10)  
Hw is a matrix of independent zero means, unit variance, 
complex Gaussian random variables. Rr and Rt are the re-
ceive and transmit correlation matrices. They can be written 
by: 
(11) 
where is the correlation between channels at two receives 
antennas, but originating from the same transmit antenna 
(SIMO). In other words, it is the correlation between the 
received power of channels that have the same Angle of 
Departure (AoD). is the correlation coefficient between 
channels at two transmit antennas that have the same receive 
antenna (MISO). 
The use of this model has two conditions: 
1) The correlations between channels at two receive 
(resp. transmit) antennas are independent from the Rx 
(resp. Tx) antenna. 
2) If s1, s2 are the cross-correlation between antennas of 
the same side of the link, then :  
 s1 =  + . 
 s2 = + . 
For the uniform linear array, the complex correlation 
coefficients  and  are expressed by : 
(12) 
where D = 2πd/ , d = 0.5  is the distance between two 
successive antennas,  is the wavelength and Rxx and Rxy are 
the real and imaginary parts of the cross-correlation function 
of the considered correlated angles:  
(13) 
(14) 
The Power Angular Spectrum (PAS) closely matchs the 
Laplacian distribution [21, 22]:                                                            
  (15) 
where σ is the standard deviation of the PAS (which corre-
sponds to the numerical value of AS). 
3. Frequency Domain Architecture De-
sign 
3.1. Simple Frequency Domain Architecture 
3.1.1. Description 
In the frequency domain, the architecture for the digital 
part of the hardware simulator for a SISO channel can be 
represented by Fig. 1 which describes the digital represen-
tation of signals. This architecture uses a Xilinx module 
performing the FFT and which can be configured to per-
form as IFFT. The complex multiplier, the memory block 
and the truncation module will also be detailed.
 
4 Bachir Habib et al.: Overview on MIMO hardware simulators: 
Time domain versus frequency domain architectures 
 
 
 
 
 
 
Figure 1. Diagram of a SISO channel in simple frequency domain with digital representation. 
The memory block is used to store the frequency re-
sponse profiles of the considered channel. The real and 
imaginary parts of the frequency response are quantified on 
16 bits to have a satisfied precision. There are two methods 
to load the frequency response to the FPGA. The first by 
saving the frequency responses on the RAM block of the 
Virtex-IV. By this method, the transfer is made just one time 
before the compilation of the VHDL program. However, we 
the number of the RAM blocks and their size are limited, 
especially for time variant channels to simulate a lot of 
profiles. In a Virtex-IV, there is 192 RAM blocks of 18 kbit 
each. For a 2×2 MIMO channel with NF = 512 for outdoor 
environment (NF is the size of the FFT/IFFT block), then 
there are 4 SISO channels to simulate, Thus, four frequency 
response profiles are needed. The data send is equal to 512 × 
4 samples of 32 bits, or 2048 samples of 32 bits. Therefore, 
65.536 kbits to transmit for a profile. The number of fre-
quency profiles that can be saved in the RAM blocks of the 
Virtex-IV is 192×18/65.536 = 52 profiles. Thus, 13 profiles 
for each SISO channel. For NF = 32 (in indoor), 210 profiles 
for each SISO channel. If these profile numbers are suffi-
cient for the test, we can add a function in the VHDL pro-
gram which is used to load the profiles by running the ad-
dress of the RAM blocks in a sinusoidal manner. To load a 
large number of profiles, the second method consist on using 
a bus transfer between the computer and the RAM block in 
the FPGA. The profiles containing these 32 bits samples are 
stored in a text file on the hard disk of a computer. Then, 
This file loads the memory block which will supply the 
hardware simulator. The transfer can be done either by the 
USB 1.1 interface, either by the PCI interface, both available 
on the prototyping board used. 
In the worst case, which is for 3GPP-LTE model ETU, 
fref =150 Hz. The refresh period Tref =1/ fref during which we 
must refresh all 4 profiles, which will make a rate of:  
22.1
106666
1928
6
 MBps       (16) 
The USB bus does not meet this rate. Thus, the PCI bus 
has been selected to load the frequency response profiles. It 
has a rate up to 30 MBps. In addition, the PCI bus is a 32 bit 
bus, so on every clock cycle, it transmits a complex sample 
of the frequency response. Moreover, as a SISO channel 
here corresponds to a profile (512 × 32) bits, or 2048 bytes, 
the rate of 30 MBps allows us to load 97 SISO channels 
during the refresh time Tref. 
The block diagram in Fig. 2 shows the connection be-
tween the PC that contains the file of the frequency response 
profiles and the card XtremeDSP of Nallatech containing the 
Virtex-IV where its digital block is shown. 
 
 
 
 
 
 
 
 
Figure 2. Connection between the computer and the XtremeDSP board. 
The programmable component Spartan-II is especially 
dedicated to the treatment of the USB and PCI interfaces. It 
has been programmed by Nallatech to collect data on the bus 
and redirect them to the Virtex-IV where our architecture is 
implemented.  
An IP called "Host Interface" reads the data from the PCI 
bus and store them in FIFO memory. Then the module called 
“Loading profiles” reads and distributes the values of sam-
ples in the two blocks RAM or double port memory block, 
called “RAM_A” and “RAM_B” as we can see from the 
following Fig. 3. This figure details the connection between 
the IP “Host Interface” and the loading profile block. 
The two blocks RAM are used to read a profile while 
loading another. In fact, a signal S control in one hand the 
demultiplexer, and on the other hand  controls the multi-
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 nMSB        nDAC               
nLSB 
plexer. Thus, when the multiplexer selects a RAM block to 
read the 32 values of a complex frequency response profile, 
the demultiplexer selects another RAM block to write the 32 
values of the following profile. Thus, while a profile is used, 
the following profile is loaded and will used after Tref. The 
signal S is periodic with a period equal 2.Tref. This method is 
based on a double buffer operation. The output of the mul-
tiplexers is a 32 bit bus with 16 MSB directed to the input of 
the real samples and 16 LSB to the input of the imaginary 
samples of the complex multiplier. 
  
 
Box RAM 
            Host interface 
 
 
 
 
 
 
Figure 3. Loading of the frequency response. 
 
The complex multiplier uses the “XtremeDSP” pre-
sented on the FPGA, which contains a multiplier of 18 ×18 
bits, an adder of 48 bits and a register. After the multiplica-
tion, the length of the samples can be up to 128 bits. These 
multipliers have an internal truncation to provide the user 
the needed number of bits at the output.  
The calculated values of the output of the IFFT block are 
quantified on My = 34 bits. The truncation block, located 
after the IFFT Xilinx block, is necessary to reduce the 
number of bits of the output samples of the IFFT block to 
nDAC = 14 bits so these samples can be accepted by the DAC, 
while keeping the best possible accuracy. Unlike blocks 
presented above, this block has been programmed. The 
easiest immediate solution is to keep the 14 MSB. However, 
for low values , keeping only the MSB can cause null values 
at the input of the DAC while they were non-null at the 
output of the IFFT block.  
Therefore, instead of a simple brutal truncation, which 
keeps the first 14 bits starting with the MSB, we considered 
a sliding window truncation of 14 bits. This truncation is 
illustrated in Fig. 4 and it considers the most significant bits.  
 
    
 
 
 
 
Figure 4. Sliding window truncation. 
This truncation modifies each output sample. Therefore, 
a reconfigurable amplifier after the DAC must be used to 
restore the correct output value by multiplying it by a scale 
factor of .  
3.1.2. Implementation results 
In this section, the implement result of the simple fre-
quency architecture on the FPGA is presented. First, we 
describe the choice of the input signal used for the test. 
Then, we implement the architecture on the Virtex-IV which 
consists the digital block of the hardware simulator.  
In this Section, the simple frequency architecture is 
tested with WLAN 802.11ac and LTE signals for different 
environments. We have chosen to simulate the TGn model E 
for WLAN 802.11ac signals and 3GPP-LTE model EVA for 
LTE signals because they need the same size NF = 128 of 
FFT/IFFT modules. In that way, a comparison of the archi-
tecture in indoor and outdoor can be made.  
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Fig. 5 presents the vector H of TGn model E where 
with Wt = 128.Ts. For WLAN 802.11ac, Ts is the 
sampling period and it is equal to 1/(165MHz).  
 
Figure 5. Frequency response of TGn model E. 
Fig. 6 presents the vector H of 3GPP-LTE model EVA. 
For LTE, Ts =1/(50MHz). 
 
Figure 6. Frequency response of 3GPP-LTE model EVA. 
The H vector is implemented and saved on a RAM block 
in the FPGA Virtex-IV. 
A Gaussian input signal x(t) is considered. In fact, the use 
of a Gaussian signal is preferred because it has a limited 
duration in both time and frequency domains. Thus, its 
Fourier Transform can be calculated by FFT block of limited 
size. The x(t) size is limited by the size of the FFT/IFFT 
module used in the simple frequency architecture. The x(t) 
used to test the simple frequency architecture is computed 
by: 
  (17) 
The center of each Gaussian and each  are chosen in a 
way to show the effect of each path of the taps of the impulse 
responses on the output signal. The parameters depend on 
the channel and the standard used. The WLAN 802.11ac 
signals uses a sampling frequency fs = 165 MHz and a 
sampling period Ts =1/ fs . The last Excess Time Delay (ETD) 
for TGn model E is 730 ns. Therefore, the size of the 
FFT/IFFT module will be equal to 730/Ts = 120 and rounded 
to NF =128 (to be written in the form of 2
n
 where n is an 
integer). Thus, Wt = NF.Ts, mx1 = Wt/8, mx2 = 3.Wt/8, σ1 = 
mx1/8 and σ2 = mx2/20. This input signal named xWLAN(t) is 
presented in Fig. 7. 
 
Figure 7. Input signal for WLAN 802.11ac for the simple frequency archi-
tecture test. 
The ADC and DAC of the development board have a full 
scale [-Vm,Vm], with Vm = 1 V. For the simulations we con-
sider xm1 = Vm/2 and xm2 = -Vm/4. 
To compare later the results, it is better to use the same 
input signal that covers the same area of Wt. Thus, we will 
use the same signal but with LTE parameters.  In that way, 
only the scale factor of the time axis changes. For LTE 
signals, fs = 50 MHz. The last ETD for 3GPP-LTE model 
EVA is 2510 ns. Therefore, the size of the FFT/IFFT module 
will be equal to 2510/Ts = 125 and rounded to NF =128. 
Thus, Wt = NF.Ts, mx1 = Wt/8, mx2 = 3.Wt/8, σ1 = mx1/8 and σ2 
= mx2/20. This input signal named xLTE(t) is presented in Fig. 
8. 
 
Figure 8. Input signal for LTE for the simple frequency architecture test. 
The occupation on the FPGA is obtained after perform-
ing three main operations from the program written in 
VHDL: the synthesis, the mapping and the place and route. 
The synthesis is the compilation of a functional description 
of a circuit to generate a diagram with logic gates and 
flip-flops. Then the mapping operation describes the com-
bination of these logic gates as LUT, which is a kind of 
correspondence table as static memory, which allows com-
bining pre-computed values. Finally, after component 
placement, the routing provides the connection arrange-
ments between logic resources and I/O hardware compo-
nent.  
Table 1 shows the device utilization in one Virtex-IV 
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SX35 for one SISO channel using the simple frequency 
architecture for the TGn model E. 
Table 1. Virtex-IV utilization for SISO simple frequency domain architec-
ture for TGn model E 
Device Utilization Summary 
Logic Utilization Used Available Utilization 
Number of flip flops 3,133 30,720 11% 
Number of LUT 3,844 30,720 13% 
Number of occupied slices 1,789 15,360 12% 
Number of DSP block 20 192 11% 
Number of RAM block 9 192 5% 
 
Table 2 shows the device utilization in one Virtex-IV 
SX35 for one SISO channel using the simple frequency 
architecture for the 3GPP-LTE model EVA. 
Table 2. Virtex-IV utilization for SISO simple frequency domain architec-
ture for 3GPP-LTE model EVA 
Device Utilization Summary 
Logic Utilization Used Available Utilization 
Number of flip flops 3,472 30,720 12% 
Number of LUT 4,292 30,720 14% 
Number of occupied slices 1,992 15,360 13% 
Number of DSP block 20 192 11% 
Number of RAM block 9 192 5% 
 
The two channels use FFT/IFFT module of size 128. 
Therefore, there occupation on the FPGA is almost the same. 
For TGn model E the sampling frequency is higher than that 
of 3GPP-LTE model EVA. Thus, it uses more LUT blocks. 
The FFT block that has a 16 bits input and 16 bits output, 
needs 3 DSP blocks and 3 RAM block. The IFFT block that 
has a 24 bits input and 34 bits output, needs 14 DSP blocks 
and 5 RAM block. Moreover, 3 DSP block are added which 
are used by the complex multiplier, and 1 RAM block is 
added to save the channel frequency response.  
With a SISO channel, the slice occupation is between 12 
and 13, thus a 2×2 MIMO channel can easily be imple-
mented with the additional MIMO circuit. 
3.2. Improved Frequency Domain Architecture 
3.2.1. Description 
The simple frequency architecture limits the input signal 
to the size of the FFT/IFFT blocks. Moreover, if the signal is 
larger than the size of the FFT/IFFT blocks, tests will show 
that if the input signal is split to parts equal to the size of the 
FFT/IFFT blocks, it will present an error at the output. 
Therefore, an improved frequency architecture is proposed.  
To test the architecture with modeled impulse responses, 
the output can’t be predicted. Thus, we present firstly the 
parameters used for the test of the simple frequency archi-
tecture. Secondly, the cause of using a new improved ar-
chitecture will be presented. Finally, the new improved 
frequency architecture will be introduced and analyzed.  
To test the architecture with an input signal in streaming 
mode, we use test signals, simple to treat and with a possible 
prediction of their output signal. In fact, the results obtained 
with these test signals must be obtained by theoretical cal-
culation. Thus, the ideal case is to use an input signal for the 
test with finite window in both the time domain and in the 
frequency domain. The Gaussian signal meets these criteria. 
The Gaussian is a good trade off for a finite number of points 
in both frequency and time domains. Thus, to test the ar-
chitecture, we will use in one hand a Gaussian that stands for 
by input signal x(t), and on the other hand, a Gaussian signal 
for the impulse response h(t). 
In the frequency domain which interests us here, we will 
use the Gaussian H(f), which is the FT of the Gaussian h(t), 
to represent the frequency response that will feed the simu-
lator. The output y(t) will also be a Gaussian. 
As we shall obtain the output signal y(t) given by the 
relation: 
             
)(*)()( thtxty
                (18) 
We express the signals x(t), h(t) and y(t) by: 
2
2
2
)(
)( x
xmt
mextx                 (19) 
2
2
2
)(
)( h
hmt
mehth                 (20) 
2
2
2
)(
)( y
ymt
meyty                 (21) 
Their FFT gives the following Gaussian frequency sig-
nals: 
xx fmjf
xm eexfX
22 2
2
2)(
        (22) 
hh fmjf
hm eehfH
22 2
2
2)(
       (23) 
        
yy fmjf
ym eeyfY
22 2
2
2)(
       (24) 
As the convolution in the time domain can be replaced 
by the multiplication in the frequency domain, we obtain: 
   
)().()( fHfXfY
              (25) 
hxhx mmfjf
hxmm eehx
222 22
2
2
   (26) 
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xk 
14 bits 
14 bits 
16 bits 24 bits 
24 bits 16 bits 
35 bits 
34 bits 
34 bits 
32 bits 
Identifying the elements of , we obtain: 
hxy mmm                   (27) 
   
222
hxy                   (28) 
2
22 hxmmym hxy            (29) 
The value of the amplitude of the Gaussian x(t) and y(t) 
must be selected in order to obtain good precision of the 
digital signal. The ADC/DAC have a full scale of [-Vm, Vm], 
with Vm=1V. Thus, we have chosen xm = ym = Vm/2 to avoid 
the clipping problems and because the output signal y(t) 
must not leave the range of [-Vm, Vm]. hm becomes: 
hx
y
mh
2                   (30) 
The test will be made with Ts=20 ns which is used by 
LTE. Moreover, to test the simple frequency architecture 
with a streaming input signal, we have chosen the size of the 
FFT/IFFT blocks of NF = 128 (the same as the previous 
Section) and the window of the input signal equal to 3Wt = 
3NF. The other parameters of the input Gaussians are de-
termined by: mx = Wt/2 and  = mx/2. For H(f), its window 
is equal to Wt, mh = Wt/2 and  = mh/2. 
The samples of the quantified Gaussian input x(t), put in 
the VHDL program and generated by MATLAB, are used as 
input of the FFT block. The quantified Gaussian frequency 
H(f) is stored in a RAM block.  
The FFT 512 block will split the corresponding quan-
tized input vector x in three sub input signals (x1, x2 and x3) 
of NF = 128 samples each.  
Applying these parts to the input of simple frequency 
architecture whose frequency response is H, we obtain three 
sub-output vectors y1, y2 and y3. To validate the streaming 
mode, a comparison is made between the concatenation of 
these three vectors and the theoretical signal y(t) obtained by 
a convolution, as shown in Fig. 9. 
 
Figure 9. The simple frequency output versus the theory output for input in 
streaming mode. 
The concatenation of the three sub-outputs obtained by 
the simple frequency architecture gives a wrong result if we 
compare it to the theory output signal. As we notice, the 
output signal using the simple frequency architecture is 
obtained on a window equal to 3NFTs = 3×512×20ns = 30.72 
s. However, the correct result is obtained on 4NFTs = 
4×512×20ns = 40.96 s.  
In fact, each partial result y1, y2 and y3 must have 2N 
samples equal in time to 2×512×Ts = 20.48 s (if x1, x2, x3 
and h have NF samples). Using the simple frequency archi-
tecture, the IFFT block gives its result only with NF samples. 
There is a truncation of each partial result yi. Thus, the 
concatenation of these partial results gives a wrong result. 
Therefore, an improved frequency architecture is pro-
posed as a solution. It is presented in Fig. 10 and it operates 
using two FFT/IFFT blocks of 256 points. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 10. Improved frequency domain architecture for one SISO channel. 
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 This solution consists on completing each vector xi with 
NF zeros and on using the FFT/IFFT blocks with size two 
times larger (2NF). Each FFT module operates with 16 bit 
input samples, and has a 12 bit phase factor. The switch 
signal S provides alternated use of the FFT modules. The 
start input of the FFT modules is active on the rising edge of 
the switch signal S. 
Fig.11 presents the theory output signal versus the output 
signal obtained by using the improved frequency domain 
architecture. 
 
Figure 11. Output signal using the improved frequency domain architecture 
versus the theory. 
Fig. 12 presents the relative error and the relative SNR 
(computed by the formulas in Section 5) of the output signal 
using the improved frequency domain architecture, versus 
the theory output signal, using Brutal (BT) or Sliding win-
dow Truncations (ST). 
 
 
Figure 12. Relative error and relative SNR using the improved frequency 
domain architecture. 
3.2.2. Implementation on FPGA 
In this section, we will use an input Gaussian signal x(t) 
large enough to test the improved frequency architecture in 
streaming mode. For TGn model E and 3GPP-LTE model 
EVA, NF = 128 as we have seen previously. The window of 
the input signal x(t) is chosen equal to Wt =3NFTs = 384Ts > 
NFTs. 
The input signal xWLAN(t) is presented in Fig. 13. 
 
Figure 13. Input signal for WLAN 802.11ac for the improved frequency 
architecture. 
The input signal xLTE(t) is presented in Fig. 14. 
 
Figure 14. Input signal for LTE for the improved frequency architecture. 
Table 3 shows the device utilization in one Virtex-IV 
SX35 for one SISO channel using the improved frequency 
architecture for the TGn channel model E. 
Table 3. Virtex-IV utilization for SISO improved frequency domain archi-
tecture for TGn model E 
Device Utilization Summary 
Logic Utilization Used Available Utilization 
Number of flip flops 6,902 30,720 23% 
Number of LUT 8,033 30,720 27% 
Number of occupied slices 3,843 15,360 26% 
Number of DSP block 40 192 21% 
Number of RAM block 19 192 10% 
 
Table 4 shows the device utilization in one Virtex-IV 
SX35 for one SISO channel using the simple frequency 
architecture for the 3GPP-LTE model EVA. 
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16 bits 
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  My 
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   14 bits 
   14 bits 
 16 bits 
Auxiliary memory for 
varying channel 
 
FIR memory 
 
   nx(i+1) 
                      
30 bits 
  ny(i) 
Table 4. Virtex-IV utilization for SISO improved frequency domain archi-
tecture for 3GPP-LTE model EVA 
Device Utilization Summary 
Logic Utilization Used Available Utilization 
Number of flip flops 7,265 30,720 24% 
Number of LUT 8,365 30,720 28% 
Number of occupied slices 4,114 15,360 27% 
Number of DSP block 40 192 21% 
Number of RAM block 18 192 10% 
The improved frequency architecture using FFT/IFFT 
modules of size 256 occupy between 26 to 27 % of slices on 
the FPGA for one SISO channel. Thus, it has very high 
occupation. Therefore, it is impossible to implement a 2×2 
MIMO system using this architecture on an FPGA Virtex-IV. 
However, a 2×1 MIMO system or a 1×2 MIMO system can 
be implemented.  
In the case of impulse responses that have a large excess 
delay, but a small number of non-null taps, a large size for 
the FFT/IFFT modules is needed. Therefore, the occupation 
increases significantly. In this case, the time domain archi-
tecture can be used which is analyzed in details in the Sec-
tion.  
4. Time Domain Architecture Design 
4.1. Description 
The block diagram of the digital architecture of the 
hardware simulator in the time domain is shown in Fig. 15 
for one SISO channel.  
 
 
 
 
 
 
Figure 15. Diagram of a SISO channel in time domain with digital representation. 
The time domain approach is based on a convolution 
between the input signal x(t) and the channel impulse re-
sponse h(t).  
This convolution product can be presented, as in Fig. 16, 
which shows a FIR N filter architecture, with 18 multipliers, 
for one SISO channel. 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 17. Time domain architecture for one SISO channel, for 3GPP-LTE model ETU. 
The number of bits at the output before the truncation is 
equal to: 
taphxy MMMM            (31) 
where Mx  = 14 bits is the number of bits of the input signal, 
Mh = 16  is the number of bits of the impulse response and 
Mtap can be expressed by:  
)(log 2 DM tap               (32) 
For 3GPP-LTE channel model ETU, N = 250 and the 
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Profile In 
 
 
number of taps equal to 9. Thus, My = 34 bits. For TGn 
channel model E, N = 121 and the number of taps equal to 
18. Thus, My = 35 bits.  
The profiles contain 24 bits samples (16 bits for the rel-
ative power of the impulse responses and 8 bits for their 
excess delays) and they are stored in a text file on the hard 
disk of a computer. Then, This file loads the memory block 
which will supply the hardware simulator. 
The refresh period Tref = 6666 s during which we must 
refresh all 4 profiles, which is 1.728 kbit or 216 Byte, makes 
a rate of:  
   4.32
106666
216
6
kBps           (33) 
As a SISO channel corresponds to a profile (18taps × 16) 
bits, or 36 bytes, the rate of 30 MBps allows us to load 7999 
SISO channels during the refresh time of 6666 s. 
The loading procedure is the same as described in the 
previous Section for the frequency approach. However, for a 
FIR filter, the x(i)×h(i) operation are made for all the im-
pulse response profile at once. Therefore, for an impulse 
response that has 18 taps and 18 excess delays for one SISO 
channel, we need to load 36 RAM blocks (Fig. 18). To 
respect the refresh period, the second profile is saved in the 
same way on the 36 RAM blocks. Thus, each RAM block 
contains two profiles. 
The signal “Selector” written on 5 bits, controls the 
demultiplexer which selects one of the 36 RAM block. The 
signal “Profile In” takes the values “1” and “0” to show 
which profile is active and used by the FIR filter. The ad-
dress “Addr w” is the “Profile out”. It takes the values “1” 
and “0” to select the other profile that the new coefficients 
will be written on. 
 
                                                                       Box RAM  
         Host interface 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 18. Loading profiles of impulse responses for SISO channel. 
  The reading and writing of the RAM blocks are in-
dependent, thus, it is possible to write the new FIR filter 
coefficients while still reading the old ones. The 36 RAM 
blocks are loaded and each output “Data out” is directed to a 
continuous real multiplier where the coefficients are multi-
plied with the input signal samples contained in the shift 
register of the FIR filter. The “Addr r” is actually a periodic 
signal of period twice the sampling period. Thus, all the 
profiles are charged with the refresh period. 
4.2. Implementation on FPGA 
The occupancy of the time domain architecture is known 
after performing operations of synthesis, mapping, place and 
route from the program written in VHDL. Table 5 shows the 
device utilization in one Virtex-IV SX35 for one SISO 
channel using the time domain architecture for the TGn 
channel model E. 
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Table 5. Virtex-IV utilization for SISO time domain architecture for TGn 
model E 
Device Utilization Summary 
Logic Utilization Used Available Utilization 
Number of flip flops 986 30,720 4% 
Number of LUT 1,355 30,720 5% 
Number of occupied slices 593 15,360 4% 
Number of DSP block 18 192 10% 
Number of RAM block 1 192 1% 
Table 6 shows the device utilization in one Virtex-IV SX35 
for one SISO channel using the time doamin architecture for 
the 3GPP-LTE model EVA. 
Table 6. Virtex-IV utilization for SISO time domain architecture for 
3GPP-LTE model EVA 
Device Utilization Summary 
Logic Utilization Used Available Utilization 
Number of flip flops 814 30,720 3% 
Number of LUT 1,004 30,720 4% 
Number of occupied slices 459 15,360 3% 
Number of DSP block 9 192 5% 
Number of RAM block 1 192 1% 
5. Time Domain versus Frequency Do-
main Architectures 
5.1. Accuracy description 
 In order to determine the accuracy of the digital block, 
a comparison is made between the theoretical and the Xilinx 
output signals. The theoretic output vector of the SISO 
channel is calculated by: 
tapn
k
skktheory TitxihtY
1
)().()(
          (34) 
where  is the number of taps of the impulse response 
and  is the vector the taps position.  
As we will see in the next section, the Xilinx output and 
the theoretical output are very close and we can’t differen-
tiate them. Thus, we calculated the relative error which is 
given for each output sample by: 
%100.
)(
)()(
)(
iY
iYiY
iRE
theory
theoryxilinx        (35) 
where YXilinx is the vector containing the samples of the 
Xilinx output signal. The relative SNR is computed by: 
dB
iYiY
iY
iRSNR
theoryxilinx
theory
)()(
)(
log20)( 10
   (36) 
The global values of the relative error and of the SNR 
computed for the output signals after the final truncations 
are necessary to evaluate the accuracy of the architecture. 
The global relative error is computed by: 
%100.
theory
G
Y
E
RE            (37) 
The global SNR is computed by: 
dB
E
Y
iRSNR
theory
G 10log20)(
        (38) 
where E = YXilinx - Ytheory is the error vector, and for a given 
vector X = [ x1 , x2, …, xL ], its Euclidean norm ||x|| is:                                                
L
k
kx
L
x
1
2.
1
                 (39) 
Fig. 19, 20, 21 and 22 present the output relative error 
and SNR using the improved frequency architecture and the 
time domain architecture for TGn channel model E and 
3GPP-LTE channel model ETU. The latencies of the archi-
tectures are measured from the time where the input signal 
enters in the ADC and exists from the DAC. 
For the improved frequency architecture, the FFT 256 
needs 256 cycles to generate its first output sample. Then, 
the IFFT 256 needs another 256 cycles. Another cycle is 
needed to the digital adder. Thus, 513 cycles of 165 MHz are 
needed using WLAN 802.11ac signals and 513 cycles of 50 
MHz are needed using 3GPP-LTE channel model EVA. 
These values are also obtained by ModelSim [23]. It is 
necessary to add 38 ns of the ADC latency, and 17 ns of the 
DAC latency, according to their datasheets. In summary, the 
improved frequency architecture and the converters have a 
latency, using one SISO channel of TGn channel model E 
and with WLAN 802.11ac signals, of: 
   16.31738
165
513
nsns
MHz
s         (40) 
and using one SISO channel of 3GPP-LTE channel model 
EVA and with LTE signals, of: 
31.101738
50
513
nsns
MHz
s         (41) 
If we consider the absolute delays of the impulse re-
sponses and c = 3.10
8
 m/s is the speed of light, these laten-
cies impose a minimum distance between the transmitter and 
the receiver of 948 m and 3093 m respectively. 
The latency of the time domain architecture is related to 
the number of taps of the impulse response. The TGn 
channel model E has 18 taps. Therefore, the FIR filter has 1 
cycle of 18 multiplications and 5 addition cycles. Thus, 6 
cycles of 165 MHz are needed using WLAN 802.11ac 
signals. For 3GPP-LTE channel model EVA, which has 9 
taps, 5 cycles of 50 MHz are needed using LTE signals. In 
summary, the time domain architecture and the converters 
have a latency, using one SISO channel of TGn channel 
model E and with WLAN 802.11ac signals, of: 
   36.911738
165
6
nsns
MHz
ns       (42) 
and using one SISO channel of 3GPP-LTE channel model 
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EVA and with LTE signals, of: 
1551738
50
5
nsns
MHz
ns         (43) 
These latencies impose a minimum distance between the 
transmitter and the receiver of 27.4 m and 46.5 m. 
 
 
Figure 19. Improved frequency using TGn model E. 
 
 
Figure 20. Improved frequency using 3GPP-LTE model EVA. 
 
Figure 21. Time domain using TGn model E. 
 
 
Figure 22. Time domain using 3GPP-LTE model EVA. 
Fig. 23 presents the latencies obtained by hardware im-
plementation of the time domain architecture using WLAN 
802.11ac with TGn channel model E, and Fig. 24 using LTE 
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with 3GPP-LTE channel model EVA. To measure the la-
tency, we have increased the first tap power and decreased 
the others to calculate the time of arrival of the output signal. 
 
 
Figure 23. Latency obtained after hardware implementation for WLAN 
802.11ac using TGn model E. 
We notice that the latency obtained is 94 ns for TGn 
model  E  with  WLAN 802.11ac  signals and 162 ns for  
3GPP-LTE molel EVA with LTE signals. Thus, with an error 
of 3 % approximately (due to the delays by the cables), if we 
compared it to the theory results obtained previously. 
 
Figure 24. Latency obtained after hardware implementation for LTE using 
3GPP-LTE model EVA. 
5.2. Table of comparison 
To present better the results, the global values of the 
relative error and SNR has to be calculated. Table 7 presents 
the results and characteristics of the time domain architec-
ture versus the improved frequency architecture. 
Three points resume the comparison: the precision of the 
output signals, the occupation on the FPGA and the latency. 
 
Table 7. Time domain architecture versus improved frequency architecture. 
 
Simulation results 
Time domain architectrue Improved frequency architectrue 
FIR or FFT/IFFTsize 121 (TGn model E); 126 (3GPP-LTE EVA) 256 (TGn model E); 256 (3GPP-LTE EVA) 
Number of bits x 14; h 16; y 14 x 14; FFTs IN 16 OUT 16; H 32; IFFTs IN 24 OUT 
34; y 14 Occupation (TGn model E) Slice 4%; DSP 10%; RAM 1% Slice 26%; DSP 21%; RAM 10% 
Occupation (3GPP-LTE model EVA) Slice 3%; DSP 5%; RAM 1% Slice 27%; DSP 21%; RAM 10% 
Global error (TGn model E) Using xWLAN(t): 0.01 % (ST); 0.56 % (BT) Using xWLAN(t): 0.46 % (ST); 2.47 % (BT) 
Global SNR (TGn model E) Using xWLAN(t): 76 dB (ST); 44 dB (BT) Using xWLAN(t): 46 dB (ST); 32 dB (BT) 
Global error (3GPP-LTE model EVA) Using xLTE(t): 0.01 % (ST); 0.74 % (BT) Using xLTE(t): 0.3 % (ST); 3.78 % (BT) 
Global SNR (3GPP-LTE model EVA) Using xLTE(t): 75 dB (ST); 42 dB (BT) Using xLTE(t): 50 dB (ST); 28 dB (BT) 
Latency 155 ns – 91 ns 10.31 s – 3.16 s 
 
5.2.1. Precision 
We start with the precision of the architectures. In the 
previous figures, we mark tBT-1, tST-1, tBT-2 and tST-2 as the 
margin of the small values of the relative error using the BT 
and ST for the improved frequency and the time domain 
architectures respectively. The margin using the BT with the 
improved frequency architecture is tBT-1=0.53 s, while with 
the time domain architecture is tBT-2 = 0.75 s. Moreover, 
using the ST with the improved frequency architecture is 
tST-1=0.9 s, while with the time domain architecture is 
tST-2=1.2 s. Also we can notice that, in these margins, the 
relative error is smaller using the time domain architecture, 
while it present high variations using the frequency domain 
architecture. The same discussion is made for the relative 
SNR which is higher using the time domain architecture. 
To discuss better the results on all the window of the 
output signal, the global values of the output signals and 
SNR are computed and presented in the Table 7. If we 
compare the global relative errors, using the results of TGn 
channel model E for example, we notice that the global 
relative error decreases from 3.78 % using the improved 
frequency architecture with BT, to 0.74 % using the time 
domain architecture. Also, using ST, it decreases from 0.3 % 
using the improved frequency architecture, to 0.01 % using 
the time domain architecture. 
Therefore, after this study, we conclude that the time 
162 ns 
 
, E4 
 
, E4 
, 
94 ns 
 
, E4 
 
, E4 
, 
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domain architecture is more accurate than the improved 
frequency architecture. Moreover, we notice also that using 
the ST decreases the error using the time domain architec-
ture from 0.3 % to 0.01%. 
Moreover, form a theoretical point of view, the improved 
frequency architecture use many quantified signals for the 
input signal, the phase factor of the FFT modules, the output 
FFT signal, the output of the complex multiplier, the fre-
quency responses for its real and imaginary parts, for the 
IFFT modules and for the output signals. However, the time 
domain architecture quantifies only 3 signals: the input 
signal, the impulse response and the output signal. This is 
the cause why the time domain architecture has a higher 
precision. 
5.2.1. Occupation on FPGA 
According to Table 7, the improved frequency domain 
architecture presents a slice occupation between 26 and 27 
%. However, the time domain architecture occupies 3 to 4 % 
of slices. 
Thus, the improved frequency architecture presents a 
high slice occupation on the FPGA if we compare it to the 
time domain architecture. It requires more performing 
FPGAs to implement high order MIMO channels.  
However, in order to simulate an impulse response with 
more than 192 taps, the new frequency architecture can be 
used. With a FPGA Vitrex-IV, the size NF of the FFT/IFFT 
modules can be chosen up to 65536 in contrast with a FIR 
filter which is limited to 192 multipliers or DSP blocks on 
the FPGA, which is a limitation of 192 taps for the impulse 
response. 
5.2.1. Latency 
The latency using the time domain architecture is be-
tween 91 and 155 ns. However, using the improved fre-
quency architecture, it is between 3.16 and 10.31 s. 
The latencies using the time domain architecture are way 
better that the latencies obtained by the improved frequency 
architecture. In fact, with a FIR filter, the samples are 
computed together in one stroke, however, with the fre-
quency architectures the samples are obtained after charging 
the entire coefficient in the FFT/IFFT modules. 
6. Adopted Time Domain Architecture 
After comparing the previous architectures, we have 
chosen the time domain architecture which has a better 
occupation on the FPGA, better latency and better precision.  
The comparison of the previous architectures was made 
using a SISO channel and long input signal to show their 
validation in the worst conditions. However, after choosing 
the best architecture, we have to consider more realistic 
conditions. First, the input signal has to respect the band-
width chosen between [ , +B]. Secondly, for the new 
standards, we have to consider working with MIMO sys-
tems. To simplify the tests, a 2×2 MIMO architecture is 
considered. 
6.1. Real input signal 
In order to determine the accuracy of the digital block, a 
comparison is made between the theoretical/Xilinx output 
signals. An input Gaussian signal x(t) is considered for the 
two inputs of the 2×2 MIMO simulator. To simplify the 
calculation, we consider x1(t) = x2(t): 
,)()()(
2
2
2
21
x
xmt
mextxtxtx   tWt0    (44) 
In fact, the FT of a Gaussian signal is also Gaussian 
signal, and to obtain a signal x(t) that respect the bandwidth 
[ , +B], the following steps are considered: 
In frequency domain, the Gaussian input signal = 
FT  is computed by: 
xx fmjf
xm eexfX
22 2
2
2)(
        (45) 
with 
           
222
2)( x
f
xm exfX           (46) 
This signal spectrum is limited between  and +B if: 
BX6                      (47) 
where  is the standard deviation of  . 
Comparing the first and the third equation, we obtain:  
12 xX                     (48) 
Thus,  that corresponds to the considered band of the 
standard used, is obtained: 
B
x
3
                      (49) 
To obtain x(t) centered between [ , +B], it must be 
multiplied by: 
t
B
txtx .
2
.2cos).()(
          (50) 
In our work, we considered  = B/3 . mx is chosen 
equal to 20Ts > 3  for both WLAN 802.11ac and LTE 
signals. Moreover,  << B is chosen equal 2 MHz. These 
values are small enough to show the effect of each tap on the 
output signal. For WLAN 802.11ac, B = 80 MHz and Ts = 
1/fs = 6 ns. Thus, we obtain = 2Ts. This signal is named 
xWLAN(t) and is presented in Fig. 25. 
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Figure 25. Input signal for WLAN 802.11ac. 
For LTE, B = 20 MHz and Ts = 1/fs = 20 ns. Thus, we 
obtain = 2.5Ts. This signal is named xLTE(t) and is pre-
sented in Fig. 26. 
 
Figure 26. Input signal for LTE. 
6.2. 2×2 MIMO Architecture 
Four FIR filters are considered to simulate 2×2 MIMO 
channels. For each SISO channel, the FIR length and the 
number of used multipliers are determined by the non-null 
taps of the impulse responses. To use a limited number of 
multipliers on the FPGA, the delays addresses are controlled 
by connecting each multiplier block of the FIR by the cor-
responding shift register block. Thus, the number of multi-
pliers in the FIR filters is equal to the maximum number of 
non-null taps.  
The theoretic output signals of a 2×2 MIMO channel are 
calculated by: 
tt N
k
skk
N
k
skk TitxihTitxihty
1
221
1
1111 )().()().()(
  (51) 
tt N
k
skk
N
k
skk TitxihTitxihty
1
222
1
1122 )().()().()(
 (52) 
Nt is the number of taps of the impulse response. hq(ik) is 
the attenuation of the k
th
 path with the delay ikTs.  
Figure 27 presents 2×2 MIMO time domain architecture 
based on 4 FIR filters with Nt = 18 multipliers. We have 
developed our own FIR filter instead of using Xilinx MAC 
FIR filter to make it possible to reload the FIR filter coeffi-
cients. The number of bits at the output before the truncation 
is computed by: 
TMIMOxhy MMMMM           (53) 
where MMIMO is computed by:  
TXMIMO NM 2log                (54) 
where in our case MMIMO  = 1 bit for 2×2 MIMO system (for 
the sum: y11+y21 and y12+y22).  
6.3. Occupation on FPGA 
As the development board has 2 ADC and 2 DAC, it can 
be connected to only 2 down-conversion and 2 
up-conversion RF units. Four FIR filters are needed to 
simulate a one-way 2×2 MIMO radio channel. The occu-
pancy of the time domain architecture is known after per-
forming operations of synthesis, mapping, place and route 
from the program written in VHDL. Table 8 shows the 
device utilization in one Virtex-IV SX35 for 2×2 MIMO 
channel using the time domain architecture for the TGn 
channel model E. 
Table 8. Virtex-IV utilization for 2×2 MIMO time domain architecture for 
TGn model E 
Device Utilization Summary 
Logic Utilization Used Available Utilization 
Number of flip flops 3,992 30,720 13% 
Number of LUT 5,526 30,720 18% 
Number of occupied slices 2,440 15,360 16% 
Number of DSP block 72 192 38% 
Number of RAM block 1 192 1% 
 
Table 9 shows the device utilization in one Virtex-IV 
SX35 for 2×2 MIMO channel using the time domain archi-
tecture for the 3GPP-LTE model EVA. 
Table 9. Virtex-IV utilization for 2×2 MIMO time domain architecture for 
3GPP-LTE model EVA 
Device Utilization Summary 
Logic Utilization Used Available Utilization 
Number of flip flops 3,296 30,720 11% 
Number of LUT 4,097 30,720 14% 
Number of occupied slices 1,891 15,360 13% 
Number of DSP block 36 192 19% 
Number of RAM block 1 192 1% 
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35 bits 
35 bits 
36 bits 
36 bits 
16 bits 
14 bits 
16 bits      16 bits 
14 bits 
x1 x2 
yq1 
y2 
35 bits 35 bits 
14 bits 
y1 
     16 bits 
We notice that the occupation of slice on the FPGA of a 
2×2 MIMO system is 16 % for the TGn channel model E and 
16 % for the 3GPP-LTE model EVA. In fact, these occupa-
tions are equal to the occupations of a SISO channel multi-
plied by four and with additional slices added because of the 
two digital adders that operates y11 + y21 and y12 + y22. 
Moreover, the 2×2 MIMO system has small occupation on 
the FPGA Virtex-IV. In fact, we can implement up to 4×4 
MIMO system in the FPGA for the 3GPP-LTE model EVA 
(because for TGn channel model E the number of multiplier 
is equal to 18×(4×4) = 288>192). However, we are limited 
by the 2 ADC and the 2 DAC.  
6.3. Results and accuracy 
Table 10 shows the global values of the relative error and 
SNR for the considered 2×2 MIMO time domain architec-
ture of the TGn channel model E and 3GPP-LTE channel 
model EVA.  
Table 10. Global relative error and SNR for 2×2 MIMO time domain 
architecture. 
 Error (%) SNR (dB) 
 
y1 y2 y1 y2 
TGn model E with xWLAN(t) 
ST 0.0334 0.0328 69.52 69.68 
BT 3.9758 3.9435 28.01 28.09 
 3GPP-LTE model EVA with xLTE(t) 
ST 0.0362 0.0382 68.82 68.35 
BT 2.9263 4.1348 30.67 27.68 
 
Fig. 28, 29, 30 and 31 presents the Xilinx output signal, 
the relative error and the relative SNR for y1(t) and y2(t) 
using TGn model E with xWLAN(t) at the input and 3GPP-LTE 
channel model EVA using xLTE(t), for the 2×2 MIMO time 
domain architecture.  
We can see that the benefit of a ST in the case of using a 
real signal that respects the band [ B, ]. Also, as we can 
see from the figure of the relative errors that the ST provide a 
low variation around zero in the margin of time where the 
output signal is high. However, the BT presents high varia-
tions of the relative error and on lower time margin. 
The latency of the 2×2 MIMO time domain architecture 
is calculated in the same as previously, however, one addi-
tional cycle is needed to sum the outputs for the 2×2 MIMO 
system. Thus, in summary, the time domain architecture and 
the converters have a latency, using 2×2 MIMO channel of 
TGn channel model E and with WLAN 802.11ac signals, of: 
   nsnsns
MHz
42.971738
165
7        (55) 
And using 2×2 MIMO channel of 3GPP-LTE channel model 
EVA and with LTE signals, of: 
nsnsns
MHz
1751738
50
6         (56) 
 
 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 27. 2×2 MIMO time domain architecture. 
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Figure 28. Results for y1 using TGn model E. 
 
 
 
Figure 29. Results for y1 using 3GPP-LTE model EVA. 
 
 
Figure 30. Results for y2 using TGn model E. 
 
 
  
Figure 31. Results for y2 using 3GPP-LTE model EVA. 
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7. Conclusion 
In this paper, the frequency approach has been presented 
and analyzed in detail. First, the simple frequency archi-
tecture has been studied. Each block that compose it, from 
the FFT/IFFT modules to the multiplier, the truncation, the 
memory and the convertors, has been presented, analyzed 
and detailed. The size of the FFT/IFFT modules depends on 
the last excess delay of the impulse response. After that, the 
entire simple SISO frequency architecture has been imple-
mented on the FPGA. It has been tested with Gaussian input 
signal that have limited duration in time and frequency 
domains. Its occupation on the FPGA (12 % of used slices), 
latency and accuracy have been analyzed. It has been shown 
that the ST reduces the relative error of the output signal 
significantly. After testing the simple frequency architecture 
with long input signal that has a duration larger than the size 
of the FFT/IFFT blocks, it has been shown that this archi-
tecture gives wrong output results. Therefore, we analyzed 
an improved frequency architecture that works for input 
signals in streaming mode. The improved frequency archi-
tecture for a SISO channel has been implemented on the 
FPGA and the results were provided. It has been shown that 
the improved frequency architecture has very high occupa-
tion (27 % of used slices) on the FPGA. Therefore, it is 
impossible to implement a 2×2 MIMO system using this 
architecture on an FPGA Virtex-IV.  
The time domain architecture of the digital part of the 
hardware simulator has also been analyzed. The blocks that 
compose it form the FIR filter (which contains the multiplier, 
the shift register and the memory) to the truncation, have 
been presented, analyzed and detailed. The number of mul-
tipliers used depends on the number of non-null tap of the 
impulse response. After that, the entire simple SISO time 
domain architecture has been implemented on the FPGA and 
the results were provided. A comparison between the time 
domain architecture and the improved frequency architec-
ture has been made with the same input signal and for the 
same channel. It has been show that the time domain archi-
tecture has a better occupation on the FPGA (4 % of occu-
pied slices instead of 27 % using the improved frequency 
architecture), a better latency (of 155 ns instead of 10.31 μs 
using the improved frequency architecture), and better 
precision (up to 76 dB instead of 46 dB using the improved 
frequency architecture). The comparison of the previous 
architectures was made using a SISO channel and long input 
signal to show their validation in the worst conditions. 
However, after choosing the best architecture which is the 
time domain architecture, we have considered more realistic 
conditions. First of all, the input signal has to respect the 
bandwidth chosen between [ , +B]. Secondly, for the new 
standards, we have considered working with 2×2 MIMO 
systems. The channel has been simulated using these two 
conditions.  
For our future work, simulations made using a Virtex-VII 
[3] XC7V2000T platform will allow us to simulate up to 300 
SISO channels. In parallel, measurement campaigns will be 
carried out with the MIMO channel sounder realized by 
IETR to obtain the impulse responses of the channel for 
specific and various types of environments. The final ob-
jective of these measurements is to obtain realistic MIMO 
channel models in order to supply the hardware simulator. A 
graphical user interface will also be designed to allow the 
user to reconfigure the simulator parameters. 
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